MC-4 SERVICE NOTES

SPECIFICATIONS

First Edition [0V - 10.42V, 125 steps, 83.3 mV/step] [0V - 10.42V, 125 steps, 83.3 mW/step] [off = 0V, on = 12V] [off = 0V, on = 12V] [oV - 10.42V] 9: TUNE 2. STEP TIME 3: GATE TIME [+/- 130 cents] [-50% to +100%] 8: GATE REWRITE [threshold + 2.5 V] [threshold ± 2.5 V] [0-5 V] each channel has: apx 12000 notes [48 K byte version] [0V-10.42V] MC4A [w/out OM-4]
apx 3900 notes [16 K byte version]
MC48 [with OM-4] SMPX 471 x 348 x 124mm 6 11/g (MC-4A), 6.31/g (MC-4B) 30W options! memory board with interface for MTR-100 0: Available Memory (%) Calibration Knob 7. CV1 + GATE channels CV-2 Cate MPX Input Š Sate Sate . . . 1: 0 ડ Memory Capacity Fotal Tune Knob empo CV Input Fempo Knob Dimensions Shift Map ** OM-4: at Input Ext Sync Output

ZWI XII (13


- FCN-704Q034 AU/L (13439178)

HU-102-1-1 (13449220)-

TCSO 250-1-1 (13429508)

Heat sink HZ5 (04BH025)

Weight



JACK BOARD OPH142 (149H142) WER SUPPLY PSH5B (100V) (146H06B) **UNECTOR BOARD OPH144 (149 H144)**

CONTROL BOARD OPH141 (149H141)

CPU BOARD OPH140 (149H140)

CHASSIS H112 (061H112)

RAM BOARD OPH143 (149H143) -

Roland Poland

Printed in Japan I-2


Switch SLE622-1BP (13139136)

Switch SLE722-18P (13139132)


10 Key assy KEH4A006 (13129716)

- Switch SLE 623-18P (13139135) - Pot VR10RS20A15 (13219601) Knob K-34 Type (M) (2247549600)

PANEL OPENABLE SCREWS SELF TAPPING 3 x 6mm BINDING B1 B7







	TNT	WR	RD	IORQ	MREQ
Used to time the lightings of Dot Matrix Display and	Used as Tempo Clock in PLAY mode and is accepted by the CPU after it completes the current instruction being executed provided that CPU internal INT enable flip-flop is set on.	Indicates that the GPU data bus holds valid data to be stored in the addressed memory or $1/0$ device.	Indicates that the CFU wants to read data from memory or an $\ensuremath{\mathrm{I/O}}$ device.	Indicates that lower 8 bits (I/O Device Number) are on the address bus for an I/O read or I/O write cycle.	Indicates that the address bus holds a valid memory address for a memory read or memory write cycle.

A0-A7

Used IC57

to select I/O Devices through Port Address Decoder on CPU Board. (See I/O MAP right)

Clock Out,

40

1030 8253

I/O MAP

IC60 IC10, IC24,

IG12 IG25

IG32-IG36 ROMB IG1-IG8, IG16-IG23 RAMS IG1-IG8, IG16-IG23 RAMS

80 de 02

CPU

Board Board Board

Address Decoder

Memory

IC30 40

Timing Signals generation, Total Time D/A , MODE LED Display, DIN OUT, $\mathrm{A}/\mathrm{D}~\mathrm{IN}$, CYCLE SW IN

Key Scanning, Dot Display, Metronome, DIN IN

Mode sw measurement

IJ,

60

IC58 8255

70

IC29 8255

50

MTR-100

IC29 70

IC58

60

WAIT	IMI
Used to keep the CPU wait for 1 clock cycle to provide to provide to provide to provide the form of th	Used to time the lightings of Dot Matrix Display and Shift LEDs, Key Switch Scanning, and the outputtings of CV and GATE. Accepted by the CFU unconditionally upon finishing of current instruction.

and RAM being accessed by the CPU. Made

Indicates Fetch cycle.

RESET Used to reset and start the CPU from a power down condition resulting from failure or initial start-up of the processor.

DATA SUE

Used to transfer Instructions and Devices and RAMs. Data to/from I/O The numbers [40], [60] and [70] above, also shown in the CPU circuit diagram, are abbreviated I/O divice numbers in hex. to be represented on address bus, that is x 4 x, x x 6 x and x 7 x. If bits Oll1 (7) appear on A7-A4, IC57 selects IC29. Then bits on A1-A0 will cause one of the following in IC29 to be selected; O0-Port A, O1-Port B, 10-Port C and 11-Control Word Register.
Similarly, if OLOO (4) are on A7-A4, IC57 selects IC30, and OC on A1-A0 Counter Ø.

4MHz, sq divider square Clock signal derived from devide-by-2 er IC18

162

CIRCUIT DESCRIPTION

CPU BOARD

When CPU is initialized with power-on RESET signal, it wants to read operational program (software - instruction) stored at address (0000) ... to starts controlling the MC-4.


With 6s on the address bus (A11-A16) and MREQ. ROM Address Decoder IC60 selects RDM [A] IC36 which in turn transfers data from accessed memory cells to D0-D7. CPU proceeds steps with fatched

instruction.

The following is one of steps will be done.

(1) To transfer data to or from RAMs

(2) To transfer data to or from I/D ports or Programmable Timer.



ADDRESS MAP	ROM A IC36	ROM AREA	ROM E IC32	BLANK	ICL-ICS (CFU BOARD)	RAM AREA	IC1-IC8 (RAM BOARD)	IC16-IC23 (RAM BOARD)	
7	0000		27FF		4000	-	8000	0000	मुसुस्

D/A CONVERTER

shifted by the trensistors (TR5-TR11), pass through the CMOS INVERTERS (IC27, IC28), and undergo addition by the weighing The digital outputs from the PORT A of INTERFACE (1029) are layelresistors to become an analog voltage, Since the MC4 has eight CVs, eight data are sampled in the time sharing system by the 4051 DMPX The resolution of the D/A converter is 1/12V, which corresponds to a (1048), held by the 081 (1047-1054) and output to the output jacks. half-tone step voltage.

ā

The resistance error at the most significant bit, which affects the output error most significantly, is corrected by adjusting the VR3. The VR2, equivalent to the width control of a synthesize

The VR2, equivalent to the width control of e synthesizer, should be adjusted so that the output changes in 1/12V step. The VR4 is used for For the GATEs (GT1-GT4) and MPXs (MPX1-MPX4), digital data are sampled by 1C43 in the time sharing system (see Fig. 4). offset adjustment of IC25.

=		Fig. 4
2 ــــــــــــــــــــــــــــــــــــ		000
÷ 5	\$	00-
	-50	0 - 0
	ž.	0
		~ 0 0
	× 0	0 -
4-4		0
	MPX 4	
5		Ome
<u> </u>	전 대 ·	1046/43

This block is composed of the input/output circuits for CMT DATA and TAPE SYNC CLOCK. The selection of CMT mode (CMT DATA) and PLAY mode TAPE SYNC) is done by the hardware (IC41). The output section delivers an approximately 2,IKHz signal when the DIGTAL DATA is H and an approximately 1,3KHz signal when the data is L (see Fig. 5).

Memory Write Cycle ď. ř

F

A 0-A 15

MILEO

12 N.

locations within M5K4116 are multiplaxed onto 7 address inputs (AQ.A6) of RAMs. First, Lower order 7 bits are fed to RAMs through address Multiplevers (ICQ and IC11) and latched fint the RAMs on-chip address latches by RAS. Second, higher order 7 bits are fed to


Eight 16K \times 1 bit RAMs are connected in parallel to form a 16K \times 8 bit RAM block. The 14 eddress bits required to decode 1 of the 16,384 cell

The CPU places RAM address onto Address bus, then outputs necessary

(1) Accessing to RAMs IC1-IC8

signals as shown in Fig. 2.

Memory Read Cyels



from charging/discharging time constant by FET SW (TR15).

The zener diodes (D11, D12) are used to prevent the output of the comparator DP amp (operating on +12V and $-15\rm V)$ from seconding

Welle

Fig. 3

10-00

H.H

For frequency modulation, 1042 is wired as a function generator whose frequency shifts to the other as R121 is connected to disconnected

passes through a passive band pass filter and is amplified by the DP amp by IC22 and is separated into e signal for control and a signal for demodulation. The signal for demodulation is demodulated by the PL. (IC19) and the comparator (IC20) and is read via the 82555. unbalanced and to keep the duty ratio of the oscillation square waveform to 50%, At the input section, a signal from the CMT/5YNC IN (IC23). The signal further passes through a diode limitter, is amplified INTERFACE (IC58).

Cycle

1.0-0 G

2

The CPU places port address (fower order 8 bits, AQ-A7) onto the address bus, then output IDRQ, are, as shown in Fig. 3. ereceivedy expained in CPU terminal functions "ADDRESS BUS", Fort Address Decoder (ICB7) selects the device which in turn reads or

(2) Accessing to Timer IC30 or I/O Ports IC29 and IC58

WALT

2

Fig. 2


卽

the RAMs when SEL pins of IC9 and IC11 go low by the delayed 100-0.07 MREQ coming through pin 8 of IC12. These 7 bits are latched into WATT

MREC coming through pin 8 of IC12. These 7 bits are latched into WAIT RAMs' chips with CAS fed via RAM Address Decoders (IC10 and IC12),

and an access to RAMs completes. Date are stored into selected cells by a combination of WRITE and $\overline{CAS_s}$ or retrieved from the mamories in a read cycle in which \overline{CAS} is active low.

The signal for control passes through a rectification circuit and is applied to the transistor switches (TR2, TR3) to set TP3 in active state. (While the CMT or SYNC signal is not inputted, TP3 is fixed at L level.) (See Fig. 6.)




CONTROL BOARD

DOT DISPLAY, SHIFT LEDS, KEY SWITCHES

These circuits are configured in separate matrices in a conventional fashion but one dimension of these share the same output pins of an address decoder IC1.

The address decoders (IC1 and IC2 in combination) places an L at output pins in sequence in symathy with NM1 clock brought into the pin of CPU as shown in Fig. 7. The following description will explicate Dot Displey only since Shift LEDs and KEY- scanning are self explanative.



DOT DISPLAY

Character signal consisting of 5 x 7 dots from the Dot Matrix Decoder IC9 is applied to fluorescent lamp indicator 16-MD-02Z in which the same dots in the individual digits are connected in parallel and led out as a common terminal, and the digit electrodes have individual leads (G1-G15) for external connection.

Although the same dot signals ere fed to ell digits simaltenously, only one digit whose grid is now H is allowed to illuminate — called dynamic lighting. But for humen eyes those flickers are not perceptible.

Since filament laid across the tube serves as a common cathode for ell digits, DC heating will cause brightness imbalance among digits due to potential variations between electrodes and the chathode.

Ø


METRONOME


Output from oscillator IC7 is shaped into metronome-lick sound with percussive envelope developed in Tr35, C5 and R116 circuit.


TEMPO CLOCK GENERATOR

When nothing is connected to the TEMPO CV jeck, a constant DC voltage of approximately 4.17V is applied to pin 5 of IC6 when the TEMPO control is set at the center. The voltage is applied to the VCO through IC6 and IC5, and the VCO oscillates at approximately 100KHz. Since the VCO's oscillation frequency changes linearly to the input voltage, when the input voltage is doubled, the oscillation frequency is also doubled. When the linearity is improper (especially at the high frequency range), the slew rate of IC3 is slow or TR31 is defective in most pages.

When an external CV is applied to the TEMPO CV IN jack, the TEMPO CLOCK is subjected to frequency modulation.







		яс	09	per qyebjek onebne	0	Daz	30
		ИĊ	65			ON	52
not display/print output	0	וגפ	85	Dating\perion inque	0	1EQ.	58
11	0	se a	45		0	sz.c	17
41	o	14g	95	pt.	0	•2a	92
Not display output	0	Dast	\$\$	Dot display output	٥	rza l	52
por qrebjek oarbar	0	Erd	85	Dot qrabjek ontbut	0	pzz	34
		ÑΛ	65	Dot display/print output	0	12α	23.
Display/print select	τ	€E2	25	"	0	D ³²	ZZ
Chip enable input	1	130	15	"	0	**a	17
ч	τ	4	QS	ц	0	D33	50
la .	I	*V	67	Dot dispisy output	0	zı a	61
	I	c.A.	87	Dot display/print jugino	0	1ta	81
Judul spales for	r	η¢	Lħ			ЭK	Ľτ
		ис	97			ЭК	91
н	I	s _V	59	Dot display/print	0	D ²⁷	ςτ
44	τ	۰,4	44	н	0	D.S.S	ħΓ
и	I	c.A.	Εħ		0	D*2	ετ
	ī	γS	27	0	0	D2#	12
44	τ	τy	19	Dot display output	0	D22	ττ
Dot select imput	τ	φĄ	07	fining\yelqakb for fuqfuq	0	De1	10
Not display output	0	D" E	6E	Dot display output	6	De S	6
		CND	38			СИВ	8
99	0	p**a	46			ασΛ	L
4	0	D**3	9€	u.	0	E 9 (I	9
Not dispiny output	o	z*a	SE	u	0	מפר	5
ourput Bot display/print	0	D*?	ħΕ	Dot display output	0	De2	7
н	0	D35	EE			261	ε
н	0	%€Œ	Zξ			NC	7
Dot display output	o.	Det	τε			ИС	τ
Describtion	0/1	Isagic	Pin No.	nescription	0/I	fangt?	.oN miq
		L.,	L		<u></u>	er nig	
					٠.		

CAN BOND CON BONS CON BON BONS CON BONS		40T 100 3	2800 USA 2 JAG 2 JAG	राहे स्याहे स्याहे	4 T∵	٧J
		ИС	09	per display output	0	
		ЭN	65			
onthut pot display/print	0	ιτα	88	Dot display/print output	0	
11	0	şr a	45	u	٥	
e e	o	14d	95	. μ	0	
Dot display output	0	ba#	\$\$	Dot display output	٥	

NI DHYZYTMO	
IND DIES/ IMO	b
PEDAL STOP	٤
מאל (מא) פי א 🕽	S
PEDAL START	1
N 7 O JACK) 40

4 C K 5 CONT 6 START/STOP


115 A

ł	_	X	-	88		GM3 - A	040	N
I		32	_	1E		QNз∀	88	
ţ		ŪΕ	∧ \$+	60		1-4	98	
t		82	Ø58	LZ		2-⊅	15	
Ì		92	158	42		1-E	ZΕ	
Ì		72	5.28	ĘΖ		3-5	Œ	
Ì		SS	222	ίZ		1-2	82	
Ì		20	ØC	61		2-2	92	
j		8/	10	ZI		I-I	12	
1		9/	24	51		Z-1 V2	22	
Ì		11	54	81		1∃TAÐ	50	
İ		2/	10	177		1 XAW	8/	
ì		0/	50	18	1	SatAp	97	
		8	90	L		SX4M	W	
ļ		19	La	5	Ì	E STAP	<i>71</i>	
1		1	KEVD	3	İ	EXAH	01	
ł	GND	z	ETCK.	1	1	₽ 3TA2	8	W
ł		٠,				MPX 4	9	N
i	TUS TUG	{(AM BOARE	(B	1	GNA·A	7	N
					•	GND . A	Z	1
						CNI	4	-
						DARAGE ADARE	_	

TABLE	ATAG	MIBING
--------------	------	--------


GN3 - A	24	N1 - N2 - 01H3F		
anp⋅∀	88		46	
1-1	98	ans . A	SΕ	
2-⊅	¥		ε£	
1-8	Æ	GNP.A	Įξ	
3-5	ØΕ	anb.a	62	
1-2	82	D CND	ĿΖ	
2-2	92	D. GND	ĞΖ	
1-1	12	OND Q	53	
2-1 V2	ZZ	ano a	2	
1 STE	02	∧ 5/_	61	Ĵ
1 XdW	8/		41	
SATES	97	415V	51	
MPX2	11	V2/+	€/	
€ 37.Np	टा	ENNE	11	
EXAH	01	742	6	
₽ 3TA2	8	SYNC CK OUT		
→ X4M	9	SYNC.CK.IN		
GN P ⋅ A	Þ	EXT-GATE IN	ε	
A.GND	12	MI-VO-TXE	11	
CNI	4	→ 9NO		
TACK BOARD	•	GRAOS UT.	•	
TACK BOARD	`	GRAOB UT:		

(ebis liof as befruom ece	Sunt.
(weiV qoT)84	T-20
DOT MATRIX DECODER	7 1 5
	600



TEMPO · CV	oς		4.6ND	1579
A. GND	48		dNP -	47
	91		TAIRS	150
FDIT	m		CYCLE	€7
YAJ9	2+		HC.	20
TMO	ÖΦ	4	₹83	Cir
MODE	38		189	WE
MT.CK	98	4510	289	SE
	₩	4	F83	See
	35		₽89	2
COM-CK	30	-8	द्वत	60.
PEDAL-510P	82	_ i`	989	402
PEDAL-START	97.	-	789.1	H22
V21-	54	- PI S	EDE	2
AZL+	22	-2	229	3
D. GND	SO	ADRS	15d	-
D CHD	8/		Ø02	Page 1
D · GND	91		₩.AH	5.1
154	ÞI	- 8	147	EA
^⊊+	Z!	Εŝ	SAG	140
121	01	Γź	545	T
C-GND	8	Ŀ	780	-
COOD	9		245	1 40 14
∧ ⊆∓	Þ		976	8
VZT	2	*	LIYE	1
CN1	+	-	SNO	7
ORACE JORTH	20		GRADE U	e= .


L & a	1021	⊅ □	3
20	182	50	10
DI	124	94	-a-
PB	77	La	5
alencia MAR	45	510 - HOS	-
MRG	01		-50
IORG	8€	8M	46
DEI TROY OLI	198	EHWD &	50
15539	₩.	TMI - TXE	Œ
D. GND	35	D.GND	E
AS+	96	4 5V	F. K.
V 5 +	82	45 + -	_2
+15^	92		4. (1. (1) M
415A	54		8
Λς-	72		1
0.6ND	30	D-GND	ર્ગ
QN5.G	81		5
214	91		3
<i>₽1</i> ∀	pi	1.4	Ē
EIA	12		?
ZIV	OL.	- EA	<u>fe</u>
11∀	2	₽¥	day
077	9		E E
PA	D	94	E
84	7	P.A.	
CNS	<	CNI -	
RAM BOARD		GRACE US	5



23

13


100





The state of the s


有意


NP NP NP NP G16 1-1 2-1 3-1 G15 4-1 5-1 G14 1-2 2-2 3-2 G13 4-2 16MD-02Z 1 107 100 100 1 2 8-2 G12 NP NP NP 011 NP ¥ 23 23 24 G11 NP 41 0.0 42 43 44 45 46 47 48 49 50 51 NP NP G5 1-7 2-7 3-7 G4 4-7 5-7 G3 Z 2 를 를 8 = 1 80 70 70 FF 10 70 6 1-3 23 3-3 04 4-3 5-3 8 2 13 24 11 14 24 34 ₽ 52 ₹ £ ⊲ ⊈ 55 56 57 G2 cam DP) to 44 54 01 S & 69 80 61 62 NP NP F F 3 3 NA NA III











ADJUSTMENT

CPU BOARD

- 1 -15V
- 1-1 Connect digital voltmeter (DVM) across TP5 and TP2 (GND).
- 1-2 Adjust VR1 for -15.000±3mV.

174 • (1890) A TP2 **H**(1)(2)(1) <u>~</u> ნ. დ. დ F • (-)

2 D/A OFFSET

Set controls: 2-1

CPU BOARD

TOTAL TUNE - center

- OFF INI -CYCLE SYNC

- TB 720 30 POWER ON 2-5
- for CH1 to CH4, following the Write CV1 and CV2 data O (OV) flow chart shown right. 2-3

SAFT 4 (simnltaneously). (4 times)

Shift the DVM lead to TP-1. 2-4

1 2 PUNG ----- Push ENTER, ------5-6

-- Flip MODE switch for PLAY mode.

2-5

2-7 Adjust VR4 for 0.000V. (0.000 to 0.099V)

Keep the OV data for the next adjustment.

3 CV OFFSET

This adjustment follows the preceding.

- Insert plug with DVM
- Adjust related VR for into a CV jack. 3-2
- Repeat the step for the 0.000V (0 to +0.2mV).
- ğ 12 | 13 | ω 7 CVl CV2

4 D/A, WIDTH

remainder.

3-2

- Enter the CV data 0-120 in 12 increments. Hereafter, pushing FWD button will change below. Note that the data displayed on indicator lamp preceds actual data by display by 12 at every step as shown data (and CH-1 CV1 at the jack) and CVl (To be ±lmV) volt Connect DVM to CH-1 CV1 jack. 1.000 2.000 3.000 4.000 5.000 6.000 7.000 8.000 9.000 000.01 0.000 Turn power off then on. Actual data 108 12 24 36 48 60 72 72 84 84 one step. Data displayed 12 24 26 60 60 72 72 84 84 96 120 4**-**1 4-3 4-2 4-4 TB 120 30 15
 - 10.000 120

Use VR3 to compensate for higher CV only (data 72 and above).


4-5 Adjust VR2 to the table above.

5 CMT FREQ

- 5-1 Flip MODE for PLAY. 5-2 With frequency counter
- adjust VR6 for 1.3kHz±5%. connected to TP-4
 - 5-3 Verfy that frequency changes to 2.1kHz ±5% when mode is set to CMI.

6 PLL FREQ

ड ०६ ०घ थ



6-1 Connect GMT/SYNC IN and OUT with a cord.

Connect scope to TP-3.

Input data by following the chart shown at the left.

Waveform will appear on the screen



A:B = 1:2B:C = 1:1

6-4 Adjust VR5 for 50 duty ratio except A portion.

[일 4] 4

2-0

When waveform disappears during adjustseconds waveform will reappear. ment, push 7 and ME . In a few

E P

- RIDD R 10 C

1 101 -

1 CMT CV REF

CAUTION

700 30 15

adjusting at component side. If trimmer wiper is frozen, try PAINT LOCKED !

1-1 et controls: TOTAL TUNE - center TEMPO - center


Connect CH-4 CV2 and TEMPO CV IN jacks with a cord.

1-3 Input data as shown right.

1-4 While plugging out and in the

cord at IEMPO CV displayed remains VR4 so that unchanged. IN jack, adjust "time" being





Observe steps 1-1 and 1-2 above.

2 CMT FREQ, LINEAR, OFFSET

- 2-2 Enter data as illustrated at right.
- 2-3 Connect frequency counter to collector of TR28.
- 2-4 Adjust VRs respectively for the First, coarsely adjust VR3 for 100kHz, To change data push FWD . then the remainder. frequency in the table below.
- 2-5 Repeat adjustment until correct frequencies are obtained.


TRY	VR3	VR2	VR	
200kHz	100kHz	20kHz	Freq.	
ENT	e 9	₽-		v
	1		نب	
4				

ğ

10 VR2 CV2 VR

PE (SAVE)

(flip MODE twice)



											_																								
FLAT CABLE H131 FLAT CABLE H132 FLAT CABLE H133 FLAT CABLE H134		IC-49-2406#2 (24P)		FCN-704C034-AU/L 34PIN FCN-724P034-AU/L 34PIN FCN-724P040-AU/L 40PIN		5045-05A 5045-06A	5045-10A	LONG NUT #1	Cover H90 (radiation cover) Cover H180 (lever SW)			Holder HTTT (key aw assy of Cushion H61																							
FLAT CABLE 053H131 053H132 053H133	Parist Parist	13429611	CDNNECTOR	13439178 13428179	13439177	13439121	13439126	OTHERS 2215050100	2215050300 065H090 065H190	064H055	064H092	084H111 107H061																							
		<i>m</i>		Of madical set various	1.3K	47R 100K 150K	CRB25DZ (0.5% +25ppm/* C)	100K 130K CR8258Y (0.1% +50ppm/* C)	31X 31X	125 250K	CBB25DY (D.5% +50ppm/*C) 500K	IM	ARRAY ADJK > 4 (HGSD4 × 472K)	4R7K x 8 (RGSD8 x 472K) 22K x B (RGSD8 x 223K)	MO-45	B20 3W		C0095-1H-22000-J05 2200P 50V J (polystyrene)	CO08S-1H-240HO 240 30V 3 (2017) CO08S-1H-022RO 22P 50V 3 (polystyrene)	TBANSEOBMEB		00000	1000	117V	220/240V	ER	ZGB12D1-11 (100/117V)	ZWD 24.0 15.0 15.0 15.0 15.0 15.0 15.0 15.0 15		MGP1.0A PRIM. 100/11/V CEF T630mA PRIM. 220/240V		CEE T3.15A SEC. 220/24UV		EAF-1BR02C	
_		13299306 5		RESISTOR		13769187DO 13769187DO				13789503D0 13789504D0	1378911300	13789114DO	00+0+00	13919106 13919106 13919110	02044050	13839145F0	CAPACITOR	13569153	13569152	aptab/moo	12449105	SEMBOLIO TO ANGENDAMES	022H044J	022H044C	022H044D	NOISE FILTER	12449219	12449220	FUSE	12559133	12559518	12559516	SPEAKER	12389806	
741.500 OUAD 2-INPUT NAND 741.502 OUAD 2-INPUT NDR 741.503 HEX INVERTERS 741.504 HEX NVERTERS	74LS24 HEALING 74LS20 DUAL CAINIT OAD	74LS32 OUAD 4-INFO OU 74LS74 DALQ O-FF WITH PESET AND CLEAR 74LS74 DUAD 2-INPUT NAND SCHMITT TRIGGERS	7415138	74LS245 74LS245 74LS368	7407 TL080CP	TL081CP TL082CP	μPC311C μPC455BC	LM565 TC40118P TC40498P		TC45288P	HO		2SD844-Y 2SD571-L	25A662-Y 25A1175-JF Or HF, FF, EF, KF, (2SA1115-E or F), (2SA937)	2SA1015-GR 2SB605-L	25C2021-R or S 25C1228-A			NF510 of 2N4392		GP:30G (Hi-Fi Special)		1524/3		2 05236.X			3 TLY124 (yel)			BM TEMPORASE IN TRANSPORTER TO THE PROPERTY OF	POTENTIDMETER	Y W VM/08/S20415 (100KA) TEMPO	EV	!
15169301HO 15169303HO 15169346BO	15169304HO 15189335HO	15169347B0 15169311H0	1516934660 15169318HO 15169319HO	15169324CO 15169324CO 15189328HO	151891150A	15189117	15189111NO 15188105	15219105 15159104TO 15159112TO	15159113HO	15159120TO 15159309TO	TRANSISTOR	15129816	15129606	15119402	15119113	16129121	1512913200	15139103	15139110	DIOOE	15019247	15019123	15019103	15019631	15019632	16019628	15029103	15029133	15019250		15029708	POTENT	ROTARY		
Diessis H113		Side paner noo veru Paner 1744 Hear sink 1425	orescent tube)		K34 TYPE METAL	KT3-2 blue (tandem)		HLJ-102-01-010	HSJ-779-01-010 (mini)	SSB042-6LS .	ТСН	2Wt XI)	HUL	SLE-622-18P (CYCLE) SLE-623-18P (SYNC)	SLE-722-18P (MODE)		KEH10903 w/o key top KEH4A006 (10 KEY ASS'Y)			CONTROL BOARD DPH141 (pcb 052H285C) JACK	i c	CUNNECTOR BOARD PSH66 (pcb 052H251A) 100/117V	POWER SUPPLY BOARO PSH77 (pob b52h251A) 220/2307	KETOR		APC14312H 3-PIN REGULATOR	(TA78012P) "PD780-1 8-BIT MICROPHOCESSOR	_	M88118N IB,304 X I-D11 O 114 MB8118N		(MBB516) RD MSI 8253P-5 PROGRAMMABLE INTERVALITIMER	(4PDB253-5)	LI2048 vo "PC78105	(TA78L005P) µPD8255 PRDGRAMMABLE PERIPHERAL INTERFACE (MSL8255AP)	
CHASSIS 061H113	061H112 DB3H037	083H03B 072H074 04BH025	118H005 065H082	KNOB	2247540600	KEY TOP	12479705	JACK 13449220	1344940600	13159113	POWER SWITCH	13149103	LEVER SWITCH	13139136	13139132	KEY SWITCH	13129714	800	149H140	149H141	149H143	149H144	146H067	ROTOLIONOCIMES	SEMICON S	15199116	11102131		15179306	15179605BD	1517B110BD		15179120 16199109NO	15179128	

MTR-100 SERVICE NOTES


First Edition


SPECIFICATIONS

Accessories Weight Dimensions Memory Capacity 218 x 348 x 118 mm 25 W (Dom), 30 W (Exp) 3.4 Kg 250 K bytes (Each side of a tape)

Connection cable x 1
Data cassette x 1

Side panel H39 (083H039)





Side panel H40 (083H040)

LED board 149H 160 Connector board 149H145

Power supply board (100/117V) 146H068 (220/240V) 146H069

Panel H89 (072H089)

12439502

MT-2

13149103 2W; X !!

PCB

146H068 Power supply board PSH68 100/117V (pcb 052H334)

(pcb 052H334) Power supply board PSH69 220/240V

15129114 15129825 2SC1815-GR 2SD844-0

DIODE

15029103

061H129 061H130 CHASSIS Chassis H130 Chassis H129 (MAIN)

072H089 PANEL PANEL H89

083H039 083H040 048H026 107H062 Side panel (right) H39 Side panel (left) H40 Cushion H62 Heat sink H26

FLAT CABLE

053H135 053H136 Flat cable H135

Flat cable H136

CASSETTE UNIT

POWER SWITCH

146H069

149H145 149H160 Connector board (pcb 052H331) LED board OPH160 (pcb 052H336)

SEMICONDUCTOR

15199101F0 µA723DC

TRANSISTOR

TLR124 (LED)

PARTS LIST

TRIMMER POTENTIOMETER

13299109 1KB (SR19R)

RESISTOR

13839146F0 + 00 (3W) 13839147F0 + 50 (3W) MO-4S

CONNECTOR

13439178 13439123 13439180 FCN-7040034-AU/L 34 pin 5045-07A 5273-07A

POWER TRANSFORMER

022H046D PTH-046D 022H046C 022H046J PTH-046J PTH-046C 220V, 240V 117V 3P CSA

FUSE

12559514 12559133 2559516 12559532 CEE T630mA CEE T2.0A CEE T3.15A MGP1.0A


NOISE FILTER

12449220 12449219 ZGB1201-11 (100/117V) ZMB2201-13 (220/240V)

OTHERS

2215050300 2215050100 Long nut #3 (18mm) Long nut #1 (10mm)





OPH160

, D

g N

46 47 46 47 44 45 8 10 12 14 16 18 10 14 16 18 10 12 14 16 10 10 12 14 16 16 30 32 34 16 16 36 30 32 34

POWER SUPPLY

BUS OUT

MT18-100

FLAT H 135

MT-2


- OPH 145

.0

eg G

65 Cx


57



ADJUSTMENT

Measurements must be done without disconnecting connector housing.

- Adjust VR1 for + 5.00V.
- 2. Adjust VR2 for + 12.00V, 3. Confirm RESET Signal at
- Pin 14 upon power ON.



NOTE; MT-2 is, as a whole, named maker-only-repairable component.

The Roland Company will promptly supply the replacement or repair the unit upon reception. Please do not disassemble the unit in question as this will void the service polycy. Return complete MT-2 with a tag identifying the unit by using the model version and serial number of the MTR-100 in which it is used. 8